johannes/LLA_TLC59731
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Add section about generating analyzer simulation data

Browse Source
This commit is contained in:
timreyes
2022-06-06 17:06:30 -05:00
committed by GitHub
parent 85d92300c0
commit 4a1f95a494
1 changed files with 7 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

7
readme.md
View File

@@ -183,6 +183,13 @@ cmake --build .
# built analyzer will be located at SampleAnalyzer/build/Analyzers/libSimpleSerialAnalyzer.so
```
## Generating Analyzer Simulation Data
The Logic 2 software will need to be opened from the terminal using a specific command to enable simluation mode. Otherwise, by default, when an analyzer is added to digital channels while in Demo mode (i.e. no Logic is connected to the PC), the simulation data on those digital channels will contain seemingly random transitions and will not contain analyzer-specific data.
For instructions on enabling simulation mode on the Logic 2 software, please follow the instructions below:
https://support.saleae.com/user-guide/using-logic/demo-mode#generating-analyzer-simulation-data
## Debugging
Although the exact debugging process varies slightly from platform to platform, part of the process is the same for all platforms.